We fabricated Ge metal-oxide-semiconductor (MOS) devices with Pt/HfO 2 gate stacks and investigated the effect of thermal treatment on their structural and electrical properties in oxygen (O 2 ) and forming gas (FG) environments. The annealing ambient dependency of the structural and electrical properties of Ge MOS devices was directly compared to that of Si MOS devices. For both Ge and Si MOS devices, the thermal treatment process led to a decrease in accumulation capacitance regardless of the annealing ambient. The interfacial layer (IL) at the HfO 2 /Ge stack was much thinner than the HfO 2 /Si stack. O 2 annealing resulted in the improvement of the HfO 2 interfacial quality of Ge and Si MOS devices, although the improvement of the Ge devices was greater than that of the Si devices. FG annealing was much more effective in the reduction of interface state density (D it ) in Si devices than in Ge devices. A negligible IL at a HfO 2 /Ge stack could be a main cause of degraded electrical performance of a Ge device with FG annealing.
Introduction
Extensive studies have been conducted on high dielectric constant (high-k) materials as possible replacements for conventional SiO 2 gate dielectric material in complementary metal-oxide-semiconductor (CMOS) devices, which require an equivalent oxide thickness (EOT) of below $1 nm. Among various high-k materials, HfO 2 has been identified as a promising candidate to meet the scaling requirements stated in the International Technology Roadmap for Semiconductors. 1) There is a need for alternate channel materials that can enhance channel mobility beyond the physical limits of Si-based CMOS devices without sacrificing the productivity required by semiconductor device manufacturers. Recently, Ge has received considerable attention as a promising CMOS-compatible channel material because of its higher intrinsic carrier mobility of hole and electron over Si. [2] [3] [4] The benefits of employing high-k gate dielectrics on Ge include a thin interfacial layer (IL) between the high-k material and the Ge, and the possibility of hiding the imperfect properties of native oxide in capacitance scaling. 5, 6) This implies that there are many chances for us to challenge the integration of a Ge channel and high-k gate dielectric with a negligible effect on low-permittivity IL. Many studies in this area have been performed over the last decade. Until now, researchers have focused on the simple deposition of high-k material on chemically cleaned Ge, various substrate pre-depositional treatments, and postdeposition annealing for various ambient conditions. For example, Kamata et al. 7) and Chen et al. 8) reported no IL at ZrO 2 /Ge and TiLaO/Ge interfaces, respectively. Sun et al.
9)
noted various Ge-related defects in the electrical properties of a HfO 2 /Ge stack, including flatband voltage (V FB ) instability with large hysteresis and high leakage currents due to oxygen vacancy and interstitial sites in Ge, respectively. A thermallyevaporated HfO 2 layer, which was deposited directly on Ge substrates, showed low leakage current characteristics and poor interface quality with low accumulation capacitance values upon N 2 annealing. 10) Wu et al. 11) and Zhang et al. 12) observed severe Ge incorporation into HfO 2 occurring during thermal annealing due to a haphazard IL between the HfO 2 and Ge. Chen et al. 13) described degraded electrical properties on Ge substrates with different high-k gate dielectrics such as HfO 2 and Al 2 O 3 without an intentional IL after annealing in a forming gas (FG) ambient at $500 C, due to direct contact between the high-k material and the Ge. Oshima et al. 14) observed higher leakage currents in FGannealed devices at 370 C than in as-grown devices when HfO 2 was deposited directly on a chemically cleaned Ge substrate. Cheng et al. 15) experimentally observed that the out-diffusion of Ge during thermal treatment in NH 3 ambient led to degraded leakage current characteristics. In contrast, Gao et al. 16) demonstrated highly reliable electrical properties such as low leakage currents and excellent C-V characteristics with an AlN IL between the HfO 2 gate dielectric and Ge substrate, rather than Ge-surface nitridation, due to the high thermal stability of the AlN IL. Maeda et al. 17) obtained good interfacial quality with a low interface state density (D it 
Experimental Procedures
MOS capacitors were fabricated on p-type Ge (100) wafers with doping concentrations of 2 Â 10 18 cm À3 . After removing the native Ge oxide by dipping the sample in a diluted HF solution (1 : 50) for 1 min, HfO 2 films with a thickness of 6 nm were deposited on the wafers using the atomic layer deposition (ALD) process by means of sequential pulses of HfCl 4 and H 2 O sources at a wafer temperature of 300 C. For a gate electrode, 50 nm-thick Pt films were sputter-deposited at room temperature, followed by patterning with the dimensions of 300 Â 300 mm 2 using lift-off lithography. Then, post-metallization annealing was carried out at 500 C for 30 min in O 2 and FG (H 2 : 5% and N 2 : 95%) environments. For comparison, Pt/HfO 2 gate stacks were formed on p-type Si (100) wafers with a doping concentration of 5 Â 10 15 cm À3 using the same fabrication conditions. For convenience, the MOS devices fabricated on Ge and Si wafers are hereafter referred to as ''Ge devices'' and ''Si devices'', respectively. The microstructures of the fabricated devices were examined using a field emission transmission electron microscope (FETEM, Tecnai G 2 F30 S-Twin) at National Nanofab Center (NNFC). C-V and conductancevoltage (G-V) characteristics were measured at 100 KHz using a precision LCR meter (HP4284A). Current-voltage (I-V) characteristics were determined using a precision semiconductor parameter analyzer (Agilent 4156C). Figure 1 shows the C-V and G-V characteristics of the Ge and Si devices. For both devices, the thermal treatment process led to a decrease in accumulation capacitance. However, the decrease in the accumulation capacitance of the O 2 -annealed Ge-device was insignificant compared to the O 2 -annealed Si-device. This result could be associated with a relatively large increase in the thickness of the IL beneath the HfO 2 in Si devices, which will be described subsequently. A noticeable bump in the C-V curves in the depletion region is clearly visible for the Ge and Si devices without thermal treatments. This could be related to HfO 2 interfacial quality, such as D it related to Si or Ge dangling bonds at the substrate/gate dielectric interface. 18) However, after the O 2 annealing process, the bump in the C-V curve of the Ge device ( Fig. 1(a) ) almost disappeared, whereas the Si device ( Fig. 1(b) ) showed a small bump. This implies that O 2 annealing is not particularly effective in improving the interface quality of an HfO 2 /Si stack. Furthermore, the FGannealed Ge device exhibited a strange C-V plot, showing a rapid decrease in accumulation capacitance. This could be due to the presence of large leakage currents caused by direct contact between the HfO 2 gate dielectric and Ge substrate without any separation, which will be discussed subsequently. In contrast, the FG-annealed Si device showed a precise C-V plot without any bump in the depletion region, resulting in an improvement in the interface quality of the HfO 2 /Si stack. This was also confirmed through G-V measurements of the Ge and Si devices before and after annealing in O 2 and FG environments, as shown in Figs. 1(c) and 1(d 19) were measured to be $1:5 Â 10 12 and $2:9 Â 10 12 cm À2 eV À1 , respectively. The value of the D it level in the O 2 -annealed Si devices was nearly two times higher than that of the O 2 -annealed Ge devices. This implies that O 2 annealing played a more effective role in the passivation of Ge dangling bonds than in the passivation of Si dangling bonds. In meticulous, the dominant interface (P b ) centers at the HfO 2 /Ge stack were physically removed by O 2 annealing, resulting in the reduction of the D it level. 20) In addition, the presence of excessive diffused oxygen species at the SiO 2 /Si interface could depassivate the interface (P bo ) centers and produced additional interface traps in the Si devices. 21, 22) Moreover, we note that the FG-annealed Ge device shows a significant peak (see inset of Fig. 1(c) ), whereas the same was disappeared in the FG-annealed Si device ( Fig. 1(d) ). This indicates that FG annealing is ineffective in the passivation of Ge dangling bonds at a gate dielectric/Ge interface caused by containing a similar negative charge on Ge dangling bonds and interstitial hydrogen in the Ge. 23) However, Si dangling bonds were passivated more effectively at an HfO 2 /Si interface by forming Si-H bonds during FG annealing. 24) For example, it is not possible to determine the D it level in FG-annealed Ge devices due to strange C-V behavior, whereas the D it value in FG-annealed Si devices was calculated to be 4:1 Â 10 11 cm À2 eV À1 . Figure 2 shows frequency dispersion in the C-V curves measured at a multiple high frequency range. We note that frequency dispersion in the accumulation region of the O 2 -annealed Ge devices is negligible (Fig. 2(a) ), whereas severe frequency dispersion is shown in the C-V plots of the FGannealed Ge devices (Fig. 2(b) ). In particular, thermally treated Si devices exhibited low frequency dispersion irrespective of the annealing ambient. It has been previously reported that defects in the dielectric layer and/or D it could be primary sources of frequency dispersion. [25] [26] [27] However, considering that the D it level in FG-annealed Si devices is approximately one order of magnitude lower than that of O 2 -annealed Ge devices, the imperfection of HfO 2 gate dielectric material such as oxygen vacancies is believed to be a main cause of the annealing ambient dependency of frequency dispersion in the C-V curves in present devices. Thus, O 2 annealing suppresses the formation of oxygen vacancies in the HfO 2 layer due to the oxygen-enriched region during thermal treatment. However, annealing in an FG environment may not reduce oxygen vacancies in the HfO 2 layer due to a lack of sufficient oxygen in the surroundings, leading to frequency dispersion. Figure 3 shows cross-sectional high-resolution electron microscope (HREM) images taken from the Ge and Si devices before and after thermal treatments. The thickness of the as-deposited HfO 2 films on the Ge and Si substrates was measured to be 6 nm (Figs. 3(a) and 3(d) ). However, the thickness of the HfO 2 in Ge devices increased up to $6:5 nm after the O 2 and FG annealing processes (Figs. 3(b)  and 3(c) ). No such variations were monitored in the HfO 2 thickness in the Si devices regardless of the annealing ambient (Figs. 3(e) and 3(f) ). It is unclear whether there was an increase in the HfO 2 thickness for the thermally-treated Ge devices. However, this could be associated with the formation of HfGeO x driven by significant diffusion of Ge into HfO 2 .
Results and Discussion
28) Namely, the diffusion of substrate atoms into HfO 2 from the interface of the HfO 2 /substrate led to the volumetric expansion of the HfO 2 layer. 29) Such an increase in HfO 2 thickness seems to be a main cause for the small decrease in the accumulation capacitance value of O 2 -annealed Ge devices, even for a thin IL, compared to asdeposited Ge devices. Thus, the thickness of the IL between the HfO 2 and Ge was changed by annealing in O 2 and FG environments due to the nonuniform oxidation behavior of the Ge. 11, 30) For Ge devices, thermal treatment resulted in a reduction in the thickness of the IL. For example, the thicknesses of the IL in as-deposited and O 2 -annealed Ge devices were measured to be 0.6 and 0.4 nm, respectively. However, the IL thickness in the FG-annealed Ge device was almost negligible. Such a reduction of IL thickness in Ge devices during thermal treatment could be associated with the easy decomposition of GeO 2 into volatile GeO, and the desorption of GeO at low temperatures ($450 C). 7) Insufficient oxygen in the vicinity during thermal treatment could be responsible for the negligible IL thickness in FG-annealed Ge devices, implying direct contact between the HfO 2 and Ge. Moreover, despite the natural characteristics of Ge oxide, a supply of sufficient oxygen in the HfO 2 /Ge interface allows the presence of a thin IL in the O 2 -annealed Ge device, which screens the HfO 2 from the Ge substrate. In contrast, Si devices show pronounced ILs with thickness of 1.0, 2.1, and 1.8 nm for as-deposited, O 2 -annealed, and FG-annealed devices, respectively. It has been reported that upon annealing at temperatures above $780 C, SiO 2 decomposes followed by transformation into volatile SiO. 31) This implies that for Si devices, annealing at 500 C leads to enhanced IL thickness. Figure 4 shows I-V characteristics of Ge and Si devices after O 2 and FG annealing. The open and closed symbols represent Ge and Si devices, respectively. For the O 2 -annealed Ge device, the leakage current density measured at a gate bias of 1 V was found to be $3 Â 10 À8 Acm À2 . However, we note that the FG-annealed Ge device showed severely degraded I-V characteristics. For example, the leakage current density of the FG-annealed Ge device increased significantly, up to $0:9 Â 10 1 Acm À2 at a gate bias of 1 V. Such an extremely high leakage current density could be associated with direct contact between the HfO 2 and Ge substrate as shown in Fig. 3(c) . Similar behavior was observed by Abe et al., 32) who showed that dipoles at the HfO 2 /Si interface caused by direct contact between HfO 2 and Si led to high leakage currents (on the order of $10 À1 to 10 0 Acm À2 ). Thus, the existence of an IL between the HfO 2 and substrate is required to reliably attain low leakage currents. This is clearly confirmed by the I-V characteristics of the Si devices with thermal treatments in O 2 and FG environments. For example, the leakage current densities of O 2 and FG-annealed Si devices with relatively thick ILs were measured to be $3 Â 10 À9 and $4 Â 10 À9 Acm À2 , respectively.
Conclusion
We investigated the effects of the O 2 and FG annealing ambient on the structural and electrical properties of Ge devices, and showed a comparison with Si devices. The reduction in the accumulation capacitance of O 2 -annealed Ge devices was relatively insignificant when compared to O 2 -annealed Si devices due to the insignificant variations in IL thickness at the HfO 2 /Ge stack. The interface quality of O 2 -annealed Ge devices was improved with a possible passivation of the interface centers at the HfO 2 /Ge stack. On the other hand, FG-annealed Ge devices exhibited the severe degradation of HfO 2 interface quality due to the similar charge on Ge dangling bonds and interstitial hydrogen in Ge. O 2 -annealed Ge devices showed relatively insignificant frequency dispersion compared to O 2 -annealed and FGannealed Si devices. This could be attributed in part to the reduction of D it , and to the apparent suppression of oxygen vacancies in the HfO 2 layer. A negligible IL between the HfO 2 and Ge led to the degradation of electrical performance in FG-annealed Ge devices caused by the formation of dipoles at the HfO 2 /Ge interface. However, O 2 annealing produced low leakage currents, which is comparable to the thermally-treated Si devices. Therefore, we suggest that O 2 annealing produces reliable electrical properties such as negligible frequency dispersion, low D it , and an acceptable leakage current level without an intentional interfacial layer on the Ge substrate.
